

NEEDS Year 5 Annual Review / Meeting: May 8, 2017

NEEDS Simulation-ready Compact Models

Tianshi Wang

A. Gokcen Mahmutoglu


Archit Gupta

Jaijeet Roychowdhury





EECS Department, University of California, Berkeley




Compact Models for Simulation



Applications:
computation
communication
energy systems



Compact Models for Simulation



```
$bound_step(tstep);
c_time = $abstime;
dt = c_time - p_time;
x = x_last + dt * exp(...);
```

```
$rdist_normal(rand_seed, 0);
```


```
@(initial_step) begin
    x = x_init;
end
```

only for TRAN
none works for DC, AC, PSS

```
1 real i;
2 analog begin
3     if V(br) < -1
4         i = -1;
5     if V(br) > +1
6         i = +1;
7     I(br) <+ i;
8 end
```


“memory state”
“hidden state”

not an analog
compact model



```
1 int isON = 0;
2 if (abs(V(...)) > V_snap)
3     isON = 1;
4 if (isON) {
5     ...
6 } else {
7     ...
8 }
```

Boolean variable
“hybrid model”



Good Compact Models


- “simulation-ready”
 - run in all analyses (DC/AC/TRAN/sensitivity/shooting/HB/...)
 - run in all simulators

consistently

~~analysis-specific
code~~

- a simple (trivial) example

```
...
I(p, n) <- V(p, n)/R;
I(p, n) <- ddt(C * V(p, n));
...
```



- differential equation format

$$\text{ipn} = \frac{d}{dt}q(\text{vpn}) + f(\text{vpn})$$

“charges” and “currents”, continuous and smooth

- no `$abstime`, `idt()`, `@initial_step`, `@cross`, `$bound_step`, `$rdist_normal` etc.
- well-posed

Good Compact Models

- Well-posedness: [*https://en.wikipedia.org/wiki/Well-posed_problem*](https://en.wikipedia.org/wiki/Well-posed_problem)
 - a solution exists
 - the solution is unique
 - the solution's behavior changes continuously with the initial conditions.
original definition applies to problems/analyses, not models
- finite and unique outputs
 - $1/(x-a)$, $\log(x)$, \sqrt{x} , ...
 - random number generation for noise and variability?
- continuous and smooth
 - C^∞ : higher-order derivatives for PSS, distortion, homotopy
- input range
 - *should a model evaluate at 1000V?*
- higher-level requirements
 - well-understood physics, well-formulated (in DAE), well-tested
 - well-written in Verilog-A

Good Verilog-A Practices


- DO use branches.
- DO declare and initialize all variables and DO NOT use memory states.
- DO NOT use event control statements.
- DO NOT use analysis dependent functions.
- DO use ddt, but only in allowed ways.
- DO NOT use idt.
- DO NOT use time-varying functions.
- DO NOT use random number generators.
- DO take great care when using implicit equations.
- DO NOT allow any nodes in your model without having at least one branch with a well-defined contribution attached to it.
- DO NOT use bias-dependent switch branch and node collapse conditions.
- DO use parameter ranges.

[Colin McAndrew et al, "Best Practices for Compact Modeling in Verilog-A"](#)


[Geoffrey Coram, "How to \(and how not to\) write a compact model in Verilog-A"](#)

[A.G. Mahmutoglu et al, "Well-Posed Device Models for Electrical Circuit Simulation"](#)

Case Study: Devices with Hysteresis





$$ipn = f(vpn)$$



$$ipn = f_1(vpn, s)$$

$$\frac{d}{dt}s = f_2(vpn, s)$$



internal state variable
“memory”

Example:

$$f_1(vpn, s) = \frac{vpn}{R} \cdot (1 + \tanh(s))$$

$$f_2(vpn, s) = vpn - s^3 + s$$

hysteresis ≠ discontinuity or if-else

hysteresis ≠ \$abstime, ≠ hybrid models

Case Study: Devices with Hysteresis

Template:




$$\text{ipn} = f_1(\text{vpn}, s)$$

$$\frac{d}{dt}s = f_2(\text{vpn}, s)$$


MAPP:

$$\text{ipn} = \frac{d}{dt}q_e(\text{vpn}, s) + f_e(\text{vpn}, s)$$

$$0 = \frac{d}{dt}q_i(\text{vpn}, s) + f_i(\text{vpn}, s)$$




Case Study: Devices with Hysteresis






all DC sols from homotopy analysis
(like a curve tracer)


top



side



(a)




(b)

Internal Unknowns in Verilog-A

$$\text{ipn} = \frac{\text{vpn}}{R} \cdot (1 + \tanh(s))$$
$$\frac{d}{dt}(\tau \cdot s) = \text{vpn} - s^3 + s$$

use a potential or flow

```
1 `include "disciplines.vams"
2 module hys(p, n);
3   inout p, n;
4   electrical p, n, ns; ← internal node
5   branch (ns, n) ns_br1;
6   branch (ns, n) ns_br2;
7   parameter real R = 1e3 from (0:inf);
8   parameter real k = 1 from (0:inf);
9   parameter real tau = 1e-5 from (0:inf);
10  real s;
11
12  analog begin
13    s = V(ns, n); ← internal unknown
14    I(p, n) <- V(p, n)/R * (1+tanh(k*s));
15    I(ns_br1) <- V(p, n) - pow(s, 3) + s; ← implicit differential equation
16    I(ns_br2) <- ddt(-tau*s);
17  end
18 endmodule
```




internal
unknown


implicit
differential
equation

ESD Snapback Model


ESD protection device



Gendron, et al. "New High Voltage ESD Protection Devices based on Bipolar Transistors for Automotive Applications." IEEE EOS/ESD Symposium, 2011.





Ida/McAndrew. "A Physically-based Behavioral Snapback Model." IEEE EOS/ESD Symposium, 2012.



ESD Snapback Model

$$\frac{d}{dt} s = f(V, s)$$

many possible functions



```
...
Vstar = 2*(V(p, n)-0.5*VT1-0.5*VIH)/(VT1-VIH);
sstar = 2*(s-0.5);
I(ns, n) <- tanh(K*(Vstar + sstar)) - sstar;
...
```

shift transition points
shift range to (0, 1)

ESD Snapback Model


```
1 `include "disciplines.vams"
2
3 module ESDclamp(p, n);
4     inout p, n;
5     electrical p, n, ns;
6
7 parameter real Gon = 0.1 from (0:inf);
8 ...
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25 analog begin
26     s = V(ns, n);
27     Ion = smoothclip(Gon*(V(p, n)-VH), smoothing)
28             - smoothclip(-Gon*VH, smoothing);
29     Ioff = Is * (1 - limexp(-V(p, n)/VT))
30             * sqrt(1 + max(V(p, n), 0)/VD);
31     I(p, n) <+ Ioff + pow(s, Alpha) * Ion;
32     I(p, n) <+ ddt(C * V(p, n));
33
34
35
36
37
38 end
39 endmodule
```

internal unknown as a voltage

ion

loff

implicit differential equation




ESD Snapback Model



forward/backward
DC sweeps

homotopy
(all DC sols)

transient
voltage sweeps




Human Body Mode (HBM) test





ESD Snapback Model



MM



CDM



**simple TLP
equivalent circuit**



RRAM Model



Template:

$$\mathbf{ipn} = f_1 (\mathbf{vpn}, \mathbf{s}) \quad f_1 (\mathbf{vpn}, \mathbf{Gap}) = I_0 \cdot e^{-\mathbf{Gap}/g^0} \cdot \sinh(\mathbf{vpn}/V_0)$$


$$\frac{d}{dt}\mathbf{s} = f_2 (\mathbf{vpn}, \mathbf{s}) \quad f_2 (\mathbf{vpn}, \mathbf{Gap}) = -v_0 \cdot \exp(-\frac{E_a}{V_T}) \cdot \sinh(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T})$$

Jiang, Z., Wong, H. (2014). Stanford University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model. nanoHUB.

$$\text{minGap} \leq \mathbf{Gap} \leq \text{maxGap}$$



hybrid model




RRAM Model

Template:



$$\text{ipn} = f_1 (\text{vpn}, s) \quad f_1 (\text{vpn}, \text{Gap}) = I_0 \cdot e^{-\text{Gap}/g^0} \cdot \sinh(\text{vpn}/V_0)$$

$$\frac{d}{dt}s = f_2 (\text{vpn}, s) \quad f_2 (\text{vpn}, \text{Gap}) = -v_0 \cdot \exp(-\frac{E_a}{V_T}) \cdot \sinh(\frac{\text{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T})$$




$$\times F_{window}(\text{Gap})$$

**Biolek, Jogelkar, Prodromakis, UMich,
TEAM/VTEAM, Yakopcic, etc.**





RRAM Model



clipping functions

Analogy: MEMS switch
Zener diode voltage regulator



Memristor Models

$$\frac{d}{dt} s = f_2(\text{vpn}, s)$$

$$\text{ipn} = f_1(\text{vpn}, s)$$

Available f_2 :

1

linear ion drift

$$f_2 = \mu_v \cdot R_{on} \cdot f_1(\text{vpn}, s)$$

2

nonlinear ion drift

$$f_2 = a \cdot \text{vpn}^m$$

3

Simmons tunnelling barrier

$$f_2 = \begin{cases} c_{off} \cdot \sinh\left(\frac{i}{i_{off}}\right) \cdot \exp(-\exp(\frac{s-a_{off}}{w_c} - \frac{i}{b}) - \frac{s}{w_c}), & \text{if } i \geq 0 \\ c_{on} \cdot \sinh\left(\frac{i}{i_{on}}\right) \cdot \exp(-\exp(\frac{a_{on}-s}{w_c} + \frac{i}{b}) - \frac{s}{w_c}), & \text{otherwise,} \end{cases}$$

4

TEAM model

5

Yakopcic model

6

Stanford/ASU

$$f_2 = -v_0 \cdot \exp\left(-\frac{E_a}{V_T}\right) \cdot \sinh\left(\frac{\text{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T}\right)$$

Available f_1 :

1

$$f_1 = (R_{on} \cdot s + R_{off} \cdot (1-s))^{-1} \cdot \text{vpn}$$

2

$$f_1 = \frac{1}{R_{on}} \cdot e^{-\lambda \cdot (1-s)} \cdot \text{vpn}$$

3

$$f_1 = s^n \cdot \beta \cdot \sinh(\alpha \cdot \text{vpn}) + \chi \cdot (\exp(\gamma \cdot) - 1)$$

4

$$f_1 = \begin{cases} A_1 \cdot s \cdot \sinh(B \cdot \text{vpn}), & \text{if } \text{vpn} \geq 0 \\ A_2 \cdot s \cdot \sinh(B \cdot \text{vpn}), & \text{otherwise.} \end{cases}$$

5





$$f_1 = I_0 \cdot e^{-\text{Gap}/g_0} \cdot \sinh(\text{vpn}/V_0)$$
$$\text{Gap} = s \cdot \text{minGap} + (1-s) \cdot \text{maxGap}.$$

- set up boundary
- fix f_2 flat regions
- smooth, safe funcs, scaling, etc.

Memristor Models

A collection of models:

- all smooth, all well posed
- not just RRAM, but general memristive devices
- not just bipolar, but unipolar
- not just DC, AC, TRAN, but homotopy, PSS, ...



PSS using HB

Good Compact Models

- Well-posedness:
 - finite and unique outputs
 - continuous and smooth
 - input range
 - physics, DAE, tests, Verilog-A ...
- Good Verilog-A practices
 - [Geoffrey Coram, “How to \(and how not to\) write a compact model in Verilog-A”](#)
 - [Colin McAndrew et al, “Best Practices for Compact Modeling in Verilog-A”](#)
 - [A.G. Mahmutoglu et al, “Well-Posed Device Models for Electrical Circuit Simulation”](#)
- Case study with hysteretic devices
 - ESD snapback
 - RRAM/memristors