



Well-Posed Models of Memristive Devices

Tianshi Wang and Jaijeet Roychowdhury

Department of EECS, University of California, Berkeley

Memristor: the missing element



- 1971: postulated by Leon Chua
- 2008: “invented” by Stan Williams et al, HP Labs

Memristive Devices & Applications

devices

UMich, Stanford,
HP, HRL Labs,
Micron, Crossbar,
Samsung, ...
Knowm



applications

- nonvolatile memories
- FPAAs
- neuromorphic circuits
- oscillators

Compact Models


- Linear/nonlinear ion drift models
Biolek (2009), Jogelkar (2009),
Prodromakis (2011), etc

none works in DC

- UMich RRAM model (2011)
- TEAM model (2012)
- Simmons tunneling barrier model (2013)
- Yakopcic model (2013)
- Stanford/ASU RRAM model (2014)
- Knowm “probabilistic” model (2015)


Verilog-A problems

idt(), \$bound_step,
\$abstime, @initial_step,
\$rdist_normal, ...



Verilog-A problems

DC failures



problematic physics

poor understanding of VA

ill-posed models

Good Compact Models

- “Simulation-ready”

- run in all analyses (DC, AC, TRAN, homotopy, PSS, ...)
- run in all simulators

consistently

~~analysis-specific
code~~




- Well-posed

- a solution exists
- the solution is unique
- the solution's behavior changes continuously with the initial conditions.


https://en.wikipedia.org/wiki/Well-posed_problem

Challenges in Memristor Modelling


- hysteresis
 - internal state variable
- model internal unks in Verilog-A
 - use potentials/flows
- upper/lower bounds of internal unks
 - physical distance
 - clipping functions
- smoothness, continuity, finite precision issues, ...



How to Model Hysteresis Properly





$$ipn = f(vpn)$$




$$ipn = f_1(vpn, s)$$

$$\frac{d}{dt}s = f_2(vpn, s)$$



internal state variable
"memory"



Example:

$$f_1(vpn, s) = \frac{vpn}{R} \cdot (1 + \tanh(s))$$

$$f_2(vpn, s) = vpn - s^3 + s$$

multiple stability and
abrupt change in DC sols

How to Model Hysteresis Properly

Template:




$$i_{pn} = f_1(v_{pn}, s)$$

$$\frac{d}{dt}s = f_2(v_{pn}, s)$$


ModSpec:

$$i_{pn} = \frac{d}{dt} \underbrace{q_e(v_{pn}, s)}_{\mathbf{0}} + \underbrace{f_e(v_{pn}, s)}_{f_1}$$

$$0 = \frac{d}{dt} \underbrace{q_i(v_{pn}, s)}_{-s} + \underbrace{f_i(v_{pn}, s)}_{f_2}$$




How to Model Hysteresis Properly







homotopy

top



side



Internal Unknowns in Verilog-A

Template:

$$\begin{aligned} \text{ipn} &= f_1(\text{vpn}, s) \\ \frac{d}{dt}s &= f_2(\text{vpn}, s) \end{aligned}$$

Example:

$$f_1(\text{vpn}, s) = \frac{\text{vpn}}{R} \cdot (1 + \tanh(s))$$

$$f_2(\text{vpn}, s) = \text{vpn} - s^3 + s$$

DO NOT

- declare internal unks as "real" variables
- code time integration inside model
 - with \$abstime, @initial_step and memory states
- use idt()
- use implicit contributions
 - unless you know what you are doing

Internal Unknowns in Verilog-A

$$ipn = \frac{vpn}{R} \cdot (1 + \tanh(s))$$


$$\frac{d}{dt}(\tau \cdot s) = vpn - s^3 + s$$

use a potential or flow

```

1 `include "disciplines.vams"
2 module hys(p, n);
3     inout p, n;
4     electrical p, n, ns;
5     parameter real R = 1e3 from (0:inf);
6     parameter real k = 1 from (0:inf);
7     parameter real tau = 1e-5 from (0:inf);
8     real s;
9
10    analog begin
11        s = V(ns, n);
12        I(p, n) <+ V(p, n)/R * (1+tanh(k*s));
13        I(ns, n) <+ V(p, n) - pow(s, 3) + s;
14        I(ns, n) <+ ddt(-tau*s);
15    end
16 endmodule
    
```

internal node



internal unknown

implicit differential equation

RRAM Model

Template:

$$\mathbf{ipn} = f_1(\mathbf{vpn}, \mathbf{s})$$

$$\frac{d}{dt}\mathbf{s} = f_2(\mathbf{vpn}, \mathbf{s})$$



RRAM:

$$f_1(\mathbf{vpn}, \mathbf{Gap}) = I_0 \cdot e^{-\mathbf{Gap}/g_0} \cdot \sinh(\mathbf{vpn}/V_0)$$

$$f_2(\mathbf{vpn}, \mathbf{Gap}) = -v_0 \cdot \exp\left(-\frac{E_a}{V_T}\right) \cdot \sinh\left(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T}\right)$$

Jiang, Z., Wong, H. (2014). Stanford University Resistive-Switching Random Access Memory (RRAM) Verilog-A Model. nanoHUB.

$$\min\text{Gap} \leq \text{Gap} \leq \max\text{Gap}$$



hybrid model


RRAM Model

Template:

RRAM:



$$ipn = f_1(vpn, s) \quad f_1(vpn, \text{Gap}) = I_0 \cdot e^{-\text{Gap}/g_0} \cdot \sinh(vpn/V_0)$$

$$\frac{d}{dt}s = f_2(vpn, s) \quad f_2(vpn, \text{Gap}) = -v_0 \cdot \exp\left(-\frac{E_a}{V_T}\right) \cdot \sinh\left(\frac{vpn \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T}\right)$$




$$\times F_{window}(\text{Gap})$$

Biolek, Jogelkar, Prodromakis, UMich, TEAM/VTEAM, Yakopcic, etc.



RRAM Model





clipping functions

Analogy: MEMS switch
Zener diode voltage regulator


Guan X, Yu S, Wong H S. A SPICE compact model of metal oxide resistive switching memory with variations[J]. IEEE electron device letters, 2012.

Vourkas I, Sirakoulis G C. Memristor-Based Nanoelectronic Computing Circuits and Architectures[M]. Springer, 2015.




Memristor Models

Another (deeper) problem with f_2



TEAM/VTEAM, Yakopcic models



fix flat f_2 region

$$f_2 = \begin{cases} k_{off} \cdot \left(\frac{v_{pn}}{v_{off}} - 1\right)^{\alpha_{off}}, & \text{if } v_{pn} > v_{off} \\ k_{on} \cdot \left(\frac{v_{pn}}{v_{on}} - 1\right)^{\alpha_{on}}, & \text{if } v_{pn} < v_{on} \\ 0, & \text{otherwise} \end{cases}$$

→

$$f_2 = \begin{cases} k_{off} \cdot \left(\frac{v_{pn} - v^*}{v_{off}}\right)^{\alpha_{off}}, & \text{if } v_{pn} > v^* \\ k_{on} \cdot \left(\frac{v_{pn} - v^*}{v_{on}}\right)^{\alpha_{on}}, & \text{otherwise,} \end{cases}$$

where

$$v^* = (1 - s) \cdot v_{off} + s \cdot v_{on}$$

Memristor Models

$$\frac{d}{dt}s = f_2(\mathbf{vpn}, s)$$

Available f₂:

① linear ion drift

$$f_2 = \mu_v \cdot R_{on} \cdot f_1(\mathbf{vpn}, s)$$

② nonlinear ion drift

$$f_2 = a \cdot \mathbf{vpn}^m$$

③ Simmons tunnelling barrier

$$f_2 = \begin{cases} c_{off} \cdot \sinh\left(\frac{i}{i_{off}}\right) \cdot \exp\left(-\exp\left(\frac{s-a_{off}}{w_c} - \frac{i}{b}\right) - \frac{s}{w_c}\right), & \text{if } i \geq 0 \\ c_{on} \cdot \sinh\left(\frac{i}{i_{on}}\right) \cdot \exp\left(-\exp\left(\frac{a_{on}-s}{w_c} + \frac{i}{b}\right) - \frac{s}{w_c}\right), & \text{otherwise,} \end{cases}$$

④ TEAM model

⑤ Yakopcic model

⑥ Stanford/ASU

$$f_2 = -v_0 \cdot \exp\left(-\frac{E_a}{V_T}\right) \cdot \sinh\left(\frac{\mathbf{vpn} \cdot \gamma \cdot a_0}{t_{ox} \cdot V_T}\right)$$

$$\mathbf{ipn} = f_1(\mathbf{vpn}, s)$$

Available f₁:

① $f_1 = (R_{on} \cdot s + R_{off} \cdot (1 - s))^{-1} \cdot \mathbf{vpn}$

② $f_1 = \frac{1}{R_{on}} \cdot e^{-\lambda \cdot (1-s)} \cdot \mathbf{vpn}$

③ $f_1 = s^n \cdot \beta \cdot \sinh(\alpha \cdot \mathbf{vpn}) + \chi \cdot (\exp(\gamma \cdot) - 1)$

④ $f_1 = \begin{cases} A_1 \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{if } \mathbf{vpn} \geq 0 \\ A_2 \cdot s \cdot \sinh(B \cdot \mathbf{vpn}), & \text{otherwise.} \end{cases}$



⑤ $f_1 = I_0 \cdot e^{-\text{Gap}/g_0} \cdot \sinh(\mathbf{vpn}/V_0)$
 $\text{Gap} = s \cdot \text{minGap} + (1 - s) \cdot \text{maxGap}.$

- set up boundary
- fix f₂ flat regions
- smooth, safe funcs, scaling, etc.



Memristor Models

A collection of 30 models:

- all smooth, all well posed
- not just RRAM, but general memristive devices
- not just bipolar, but unipolar
- not just DC, AC, TRAN, but homotopy, PSS, ...



PSS using HB



Challenges in Memristor Modelling

- hysteresis
 - internal state variable
- model internal unks in Verilog-A
 - use potentials/flows
- upper/lower bounds of internal unks
 - filament length, tunneling tap size
 - clipping functions
- smoothness, continuity, finite precision issues, ...
 - use smooth functions, safe functions
 - GMIN
 - scaling of unks/eqns
 - SPICE-compatible limiting function (the only smooth one)

