


MVS 1.0.1 Verilog A → ModSpec → MDE

Outline:

① Convert MVS VA to ModSpec (manually)

- analyse VA model

$$VA(V_{db}, V_{gb}, V_{sb}, v_{di}, v_{si}, v_{db}, v_{si}, v_{db}, v_{si}) = \begin{pmatrix} I_{ddi}, I_{disi}, I_{sis} \\ Q_{gb}, Q_{dib}, Q_{sib} \end{pmatrix}$$



ModSpec - terminals $d \ g \ s \ b$
 - explicit outs $\begin{bmatrix} i_{db} \\ i_{gb} \\ i_{sb} \end{bmatrix}$
 - parms
 - internal unks $\begin{bmatrix} v_{di} \\ v_{si} \end{bmatrix}$


$$- \begin{bmatrix} i_{db} \\ i_{gb} \\ i_{sb} \end{bmatrix} = \vec{f}_e + \frac{d}{dt} \vec{q}_e = \begin{bmatrix} I_{ddi} \\ 0 \\ I_{sis} \end{bmatrix} + \frac{d}{dt} \begin{bmatrix} 0 \\ Q_{gb} \\ 0 \end{bmatrix}$$

$$KCLs : \vec{0} \Big|_{di \ si} = \vec{f}_i + \frac{d}{dt} \vec{q}_i = \begin{bmatrix} I_{disi} - I_{ddi} + \frac{d}{dt} Q_{dib} \\ I_{sis} - I_{disi} + \frac{d}{dt} Q_{sib} \end{bmatrix}$$


- look at ModSpec model

② Run functions in ModSpec model

- ③ Run circuits in MDE
- characteristic curves




- inverter



- ring oscillator

→ Questions : Why does it work in HSPICE

① abs derivatives
smoothing



② cktgmin → SPICE code

③ fetlim, builtin → init/limiting

④ analysis, builtin not standard NR

④ Summary

- Verilog A → use branches, continuous, smooth
- check f/q , df/dq at the ModelSpec level
- Convergence :
 - stay connected : gmin
 - init / limiting